International Journal of Research in Circuits, Devices and Systems
  • Printed Journal
  • Refereed Journal
  • Peer Reviewed Journal

P-ISSN: 2708-4531, E-ISSN: 2708-454X
Peer Reviewed Journal

2025, Vol. 6, Issue 2, Part A


Design and implementation of schmitt trigger using cadence virtuoso


Author(s): Niveditha MS and Shilpa KC

Abstract: The Schmitt Trigger is a crucial circuit element in digital and analog design, used to convert slowly varying or analog signals into clean digital outputs by introducing hysteresis. In this project, a CMOS-based Schmitt Trigger was designed and implemented using 180nm and 45nm CMOS technologies within Cadence Virtuoso. The circuit employs positive feedback to set distinct threshold voltages for rising and falling transitions, ensuring stable output switching and enhanced noise immunity. For transient response, a sinusoidal input was applied, resulting in a square wave output, thus validating that the switching behavior is accurate and free from input noise interference. DC analysis was performed to establish the threshold levels and define the hysteresis window. Layouts for both technology nodes were completed and verified through Design Rule Check (DRC), Layout Versus Schematic (LVS), and parasitic extraction (AV extraction), confirming physical accuracy and post-layout performance. Results show reliable, robust operation for low-power, high-speed digital systems.

DOI: 10.22271/27084531.2025.v6.i2a.88

Pages: 01-08 | Views: 186 | Downloads: 69

Download Full Article: Click Here

International Journal of Research in Circuits, Devices and Systems
How to cite this article:
Niveditha MS, Shilpa KC. Design and implementation of schmitt trigger using cadence virtuoso. Int J Res Circuits Devices Syst 2025;6(2):01-08. DOI: 10.22271/27084531.2025.v6.i2a.88
International Journal of Research in Circuits, Devices and Systems
Call for book chapter