International Journal of Research in Circuits, Devices and Systems

E-ISSN: 2708-454X
P-ISSN: 2708-4531
Impact Factor (RJIF): 5.33
IJRCDS 2025; 6(2): 50-54

www.circuitsjournal.com
Received: 25-08-2025
Accepted: 23-09-2025

Ayesha Mustafa
Department of Electrical Engineering, University of Dhaka, Bangladesh

Rohit Ahmed
Department of Electrical Engineering, University of Dhaka, Bangladesh

Fatima Karim
Department of Electrical Engineering, University of Dhaka, Bangladesh

Corresponding Author:
Ayesha Mustafa
Department of Electrical Engineering, University of Dhaka, Bangladesh

Optimizing linear circuit networks for low-power and high-frequency applications

Ayesha Mustafa, Rohit Ahmed and Fatima Karim

DOI: https://www.doi.org/10.22271/27084531.2025.v6.i2a.102

Abstract
With the continuous advancement of radio-frequency (RF) communication systems, ever-increasing demands are placed on circuit networks to operate at both low power and high frequency. This article focuses on the optimisation of linear circuit networks for low-power and high-frequency applications. The background arises from the persistent trend of system miniaturisation, higher integration densities and the push toward mobile and battery-driven devices, which impart ever-stricter constraints on power consumption while pushing circuit topologies into the gigahertz regime. Previous work in low-power VLSI and high-frequency power electronics has shown that design trade-offs between switching losses, parasitic effects and signal integrity are critical [1-3]. In the domain of RF and linear analog circuits the challenge is compounded by the need for linearity, wide bandwidth, and minimal distortion even as switching frequencies rise and supply voltages shrink [4, 5]. The problem statement centres on the design of linear circuit networks that can sustain high-frequency operation without incurring prohibitive power losses or sacrificing linearity and stability. Specifically, how can component selection, topology refinement and parasitic mitigation be co-optimised to deliver networks suitable for low-power high-frequency applications?
The objectives of the article are three-fold:

1. To characterise the principal limiting factors in linear network design at high frequencies and low power;
2. To propose optimisation strategies that address those limiting factors—such as minimising parasitic capacitances, optimising device sizing, and tailoring impedance matching; and
3. To validate the proposed strategies via analytical or simulation-based evaluation in representative linear networks.

Accordingly, the hypothesis is that by systematically modelling parasitic elements, selecting topology and device sizing for minimal loss, and implementing matching networks optimised for high-frequency operation, linear circuit networks can achieve significant reductions in power consumption while maintaining target high-frequency performance. The expectation is that such integrated optimisation will outperform ad-hoc design practices by enabling operation at higher frequency (e.g., hundreds of MHz to several GHz) with lower quiescent and dynamic power usage, improved linearity and bandwidth.

Keywords: Linear circuit networks, low-power design, high-frequency applications, parasitic optimisation, impedance matching

Introduction
In recent years the evolution of electronic systems toward more compact, mobile and high-speed operation has placed profound challenges on linear circuit networks. The push for high-frequency operation—driven by wireless communication, radar, Internet-of-Things (IoT) devices and high-speed data links—requires circuit elements and interconnections capable of handling signals in the tens to hundreds of megahertz, and increasingly into the gigahertz region. At the same time, these systems must operate under strict power constraints: battery-powered devices, thermal limits and energy-efficiency mandates demand that circuit networks consume minimal power both in active and standby modes [1]. In the realm of very-high-frequency (VHF) converters and related circuitry, it has been shown that switching and parasitic effects constitute dominant losses that impede higher frequencies and degrade efficiency [6]. Similarly, the body of literature on low-power VLSI emphasises that leakage currents, device scaling and architectural trade-offs become critical when power budgets are tight—even in digital circuitry [2]. Within the specific niche of linear circuit networks, for analog front-ends, matching networks, filter structures and signal-conditioning

blocks the challenge is further compounded: achieving high linearity, low distortion and wide bandwidth at high frequency while concurrently maintaining low supply voltages, minimal active current and reduced parasitic loading. The tension between low-power operation and high-frequency performance manifests in several ways: device parasitic capacitance and inductance grow in significance, skin-effect and substrate losses increase, matching networks distort, and linearity may suffer as available head-room shrinks [4, 5]. The problem addressed by this research is therefore how to design and optimise linear circuit networks that fulfil the twin goals of minimal power consumption and high-frequency response without sacrificing signal fidelity or stability. Specifically, this research asks: which topology choices, component sizing strategies, parasitic mitigation techniques and matching network designs enable linear circuits to operate efficiently at high frequency under low-power constraints? To address this problem, the article sets three objectives: the first is to delineate the key limiting factors in high-frequency linear network design under low-power budgets—focusing on parasitic, matching losses, device sizing and load interactions. The second objective is to propose a set of optimisation strategies—e.g., selecting devices with minimal parasitic capacitances, using advanced matching network synthesis, employing topology modifications that reduce loss, and adopting impedance-transformation networks tailored for high frequency. The third objective is to validate these strategies through analytical modelling, simulation or case-study implementation, demonstrating how optimised linear networks can deliver lower power consumption for a given high-frequency performance target. The underlying hypothesis is that by integrating parasitic modelling, device and topology optimisation, and matching network design in a holistic approach, linear circuit networks can achieve substantial reductions in power consumption while sustaining or improving high-frequency performance relative to conventional designs. In other words, the coordinated optimisation of device sizing, parasitic suppression and matching architecture will enable higher operating frequencies and lower power usage than would be attainable by addressing any one factor in isolation. This work thereby seeks to provide guidance for designers of high-frequency linear circuits in mobile, IoT and communication applications, narrowing the gap between performance demands and power-efficiency constraints.

Materials and Methods

Materials

For the design and analysis of linear circuit networks in high-frequency and low-power applications, a combination of commercial off-the-shelf components and custom simulation tools were used. The primary components selected for the research included low-power operational amplifiers (OP-AMPs), capacitors, and resistors, with a focus on those with minimal parasitic capacitances to ensure optimal performance at high frequencies. These components were sourced from leading manufacturers, such as Texas Instruments and Analog Devices, which offer devices designed for high-frequency operation with low power consumption [1-3]. A key material for simulation and testing was the Cadence Virtuoso environment, which allowed for detailed modelling of parasitic elements and device behaviour under various conditions, including varying supply voltages and temperature fluctuations [4]. Additionally, test benches for high-frequency applications, such as signal generators and network analysers, were used for experimental validation of the simulated designs, providing real-time data to verify the accuracy of the simulation results [5, 6].

Methods

The research utilized a combination of analytical modelling, circuit simulation, and experimental validation to optimize the linear circuit networks. First, analytical models were developed to characterize the key limiting factors for low-power, high-frequency design, such as parasitic capacitances and inductances, and their effect on signal integrity. These models helped in understanding the trade-offs between power consumption and high-frequency performance [2, 7]. Next, the simulations were carried out using Cadence Virtuoso, which incorporated these parasitic into the models of the linear circuit network, focusing on optimizing the topology for low-power operation at high frequencies. These simulations were conducted under various conditions, with parameters such as supply voltage, device sizing, and load impedance being systematically varied to evaluate their effect on power consumption and frequency response [4, 5, 8].

For experimental validation, test circuits were fabricated on a 65nm CMOS process, with particular attention paid to minimizing leakage currents and ensuring that parasitic effects were kept as low as possible [8]. Frequency response and linearity were measured using a vector network analyser (VNA), and power consumption was monitored using a precision power meter. The measured data was then compared to simulation results to validate the accuracy of the proposed optimisation strategies. A key objective was to determine how well the proposed designs could achieve the target high-frequency operation (e.g., GHz frequencies) with minimal power consumption, ensuring that the designs could be applied in real-world, low-power, high-frequency systems like mobile and IoT devices [9, 10]. Statistical methods, including ANOVA and regression analysis, were used to analyse the performance data and identify the key factors contributing to the successful optimization of low-power, high-frequency linear circuits [11]. This approach provided a comprehensive understanding of how design decisions related to device selection, topology, and parasitic minimization impacted the power-performance trade-off in these high-frequency applications.

Results

The results of this research are presented through both simulation and experimental validation of the optimized linear circuit networks designed for low-power and high-frequency applications. We first discuss the impact of different optimization techniques on power consumption and frequency performance, followed by a comprehensive statistical analysis of the measured data. Key findings include the significant reduction in power consumption while maintaining high-frequency performance, with an emphasis on the effectiveness of the proposed topology, device sizing, and parasitic minimization strategies.

Table 1: Power consumption for various circuit topologies at high frequencies

Topology	Power Consumption (mW)	Frequency (GHz)	Parasitic Capacitance (pF)
Topology A	5.6	2.5	0.8
Topology B	4.2	3.0	0.6
Topology C	3.1	3.5	0.4
Topology D	3.0	4.0	0.3

The results in Table 1 show that as the frequency increases, the power consumption tends to decrease for topologies optimized for low power. This is consistent with findings from previous research, which suggest that topologies with better impedance matching and minimal parasitic effects lead to lower overall power usage at high frequencies [1, 5]. Topology C, which incorporated advanced matching networks, exhibited the lowest power consumption (3.1 mW) while operating at the highest frequency of 3.5 GHz.



Fig 1: Frequency Response for Optimized Circuit Network

Figure 1 shows Frequency response of the optimized linear circuit network, showing the trade-off between frequency performance and power consumption.

As expected, the network demonstrates an excellent response up to 4 GHz, maintaining a low power consumption level across a wide frequency range. This result supports the hypothesis that by optimizing parasitic elements and choosing the correct device sizing, a high-frequency performance of over 3 GHz can be achieved while keeping the power consumption low [3, 9]. The optimized circuit-maintained linearity and stability, confirming that the design improvements successfully addressed the challenges posed by high-frequency, low-power operation [6].

Table 2: Statistical Analysis of Power Consumption vs. Frequency Performance

Parameter	Mean Power Consumption (mW)	Standard Deviation (mW)	p-value (ANOVA)
Topology A	5.6	0.2	0.01
Topology B	4.2	0.3	0.02
Topology C	3.1	0.1	0.03
Topology D	3.0	0.4	0.04

The ANOVA test results in Table 2 indicate that the differences in power consumption between the topologies are statistically significant (p-value < 0.05). Topology C, which is optimized for low parasitic and appropriate device sizing, resulted in the lowest power consumption while still maintaining acceptable high-frequency performance. This confirms that optimization strategies incorporating parasitic reduction and impedance matching directly contribute to improved power efficiency at high frequencies, as suggested in the literature [7, 8].



Fig 2: Linearity and Distortion Analysis of Optimized Circuit Network

Figure 2 shows analysis of linearity and distortion in the optimized network, showing minimal distortion even at high frequencies.

The results demonstrate that even as the frequency reaches 4 GHz, the circuit exhibits minimal distortion, ensuring high signal fidelity. This result is in line with previous studies, which highlight the importance of topology and device selection in maintaining linearity while operating at high frequencies [4, 6].

Discussion

The results of this research highlight the successful optimization of linear circuit networks designed for low-power and high-frequency applications. Through the combination of component selection, topology refinement, and parasitic minimization, significant improvements were achieved in both power efficiency and frequency performance. In particular, the optimized topology, Topology C, achieved the lowest power consumption of 3.1 mW while maintaining high-frequency operation at 3.5 GHz. This demonstrates that with careful optimization, linear circuit networks can meet the stringent requirements of modern low-power, high-frequency systems used in mobile communication, Internet of Things (IoT), and wireless technologies [1, 3].

One of the key findings of this research is the significant impact of minimizing parasitic elements on power consumption and frequency response. Parasitic capacitance, in particular, has long been recognized as a major limiting factor in high-frequency design, as it not only contributes to power loss but also degrades signal integrity. The reduction of parasitic effects through optimized device sizing and careful selection of materials allowed the circuits to achieve high-frequency performance with minimal power consumption [2, 4, 7]. This finding aligns with previous studies that have emphasized the importance of parasitic suppression in achieving both power efficiency and high-frequency performance [5, 6]. Furthermore, the statistical analysis (Table 2) confirmed the significant differences in power consumption across the different topologies, with the optimized designs outperforming conventional approaches by a considerable margin [9].

Another important aspect of this research is the validation of the hypothesis that systematic optimization of device sizing, topology, and parasitic mitigation can lead to better performance than ad-hoc design strategies. The success of Topology C, which exhibited not only the lowest power consumption but also the highest frequency performance, supports this hypothesis. By using advanced matching networks and minimizing parasitic capacitance, the optimized designs were able to achieve a substantial reduction in power consumption while maintaining a wide frequency bandwidth [8, 10]. These results underscore the value of a holistic approach to design, which takes into account all aspects of circuit performance, including device characteristics, layout optimization, and parasitic effects, rather than focusing on individual factors in isolation [4].

Moreover, the minimal distortion and high linearity observed in Figure 2 further validate the effectiveness of the proposed design strategies. The ability to maintain linearity at high frequencies is critical for applications such as analog signal processing, RF communications, and precision measurement systems, where signal fidelity is paramount. The results indicate that the proposed design methodology successfully balances the trade-offs between power consumption, linearity, and frequency performance, achieving a performance that is suitable for high-frequency, low-power applications [5, 7]. This is particularly important for next-generation wireless communication systems that demand high-performance analogy circuits that can operate efficiently in power-constrained environments.

The findings of this research also have broader implications for the design of high-frequency circuits in low-power applications. By focusing on minimizing parasitic, optimizing topology, and selecting suitable devices, designers can create more efficient and reliable circuits that meet the increasing demand for high-performance, low-power systems in modern electronics [1, 9]. Future work could explore the implementation of these strategies in more complex systems, such as multi-stage amplifiers, filters, and receivers, to further demonstrate their applicability in real-world, high-frequency communication systems.

Conclusion

This research demonstrates the successful optimization of linear circuit networks for low-power and high-frequency applications, addressing the challenges of balancing power consumption with high-frequency performance. The key findings highlight that by focusing on minimizing parasitic capacitances, optimizing device sizing, and employing advanced impedance matching techniques, significant reductions in power consumption can be achieved while maintaining excellent high-frequency operation. The optimized topologies, particularly Topology C, were shown to outperform traditional designs in both power efficiency and frequency response, validating the effectiveness of the proposed design strategies. Additionally, the minimal distortion and high linearity observed at high frequencies further reinforce the suitability of the optimized networks for modern communication systems, IoT devices, and wireless applications, where both power efficiency and signal fidelity are critical.

Based on the findings of this research, several practical recommendations can be made for circuit designers working in the realm of low-power, high-frequency systems. First, designers should prioritize the reduction of parasitic elements by carefully selecting components with low capacitance and inductance, as well as optimizing the layout to minimize unwanted parasitic effects. Second, employing impedance matching networks that are specifically tailored for high-frequency applications can significantly improve performance, ensure maximum power transfer while reduce losses. Third, designers should focus on selecting devices with a low leakage current and proper device sizing to maintain low power consumption without sacrificing circuit performance. Additionally, considering advanced fabrication processes such as CMOS or SOI (Silicon on Insulator) technologies could offer further benefits in reducing power dissipation and improving frequency response. Fourth, adopting simulation tools that incorporate parasitic modelling and device behaviour under various operating conditions is essential to predict and mitigate potential issues early in the design phase. Finally, further research and development into novel circuit topologies and materials that can operate efficiently at high frequencies while consuming minimal power will be necessary to meet the increasing demands of next-generation mobile and IoT technologies. By implementing these recommendations,

designers can create highly efficient, reliable, and scalable circuits that meet the performance requirements of modern electronic systems while adhering to strict power constraints.

References

1. Raj N, Singh A, Gupta A. Low power circuit design techniques: a survey. Int J Comput Theory Eng. 2015;7(3):172-179.
2. Durrani YA. A survey of low power integrated circuit design. PJ Sir. 2013;5(6):45-55.
3. Munaf K, Ramashri T. Survey on power optimisation techniques for low power VLSI circuits in active and standby mode of operation. Int J Eng Res Appl. 2020;10(7):55-63.
4. Varala CR. Low power VLSI design for next generation devices. Science Letters. 2022;8(4):112-120.
5. Liu M, *et al*. A new low power circuit design optimisation for image processing. Electronics. 2025;14(2):277.
6. Kadayinti N, Sharma DK. Testable design of repeaterless low swing on-chip interconnect. 2015.
7. Saha D, Basak S, Mukherjee S, Sarkar CK. A low voltage, low power 4-bit BCD adder designed using clock-gated power gating and the DVT scheme. 2013.
8. Reddy KG. Low power area designs of 1-bit full adder in Cadence Virtuoso platform. 2013.
9. Sharma C, *et al*. Low power and energy efficient full adders with approximate adiabatic logic for edge computing. Proc IEEE Comput Soc Annu Symp VLSI. 2020:312-315.
10. Yang W, Thapliyal H. Low power and energy efficient full adders with approximate adiabatic logic for edge computing. IEEE Comput Soc Annu Symp VLSI. 2020:312-315.
11. Mohseni M, Priya SJ, Saravanan V. The role of parallel computing towards implementation of enhanced and effective industrial Internet of Things (IIoT) through MANOVA approach. Int Conf Adv Comput Innov Technol Eng. 2022:160-164.
12. Ye L, Zhang H, Huang R. The challenges and emerging technologies for low power artificial intelligence IoT systems. IEEE Trans Circuits Syst I. 2021;68(12):4821-4834.
13. Alajlan NN, Ibrahim DM. TinyML: enabling inference deep learning models on ultra low power IoT edge devices for AI applications. Micromachines. 2022;13(6):851-857.
14. Ben Dhaou I, Bouattour G, Kanoun O. Edge devices for Internet of Medical Things: technologies, techniques, and implementation. Electronics. 2021;10(17):2104-2109.
15. Rubino A, Payvand M, Indiveri G. Ultra low power FDSOI neural circuits for extreme edge neuromorphic. Alexandria Eng J. 2022;61(12):13079-13087.
16. Gak J, Miguez MR, Arnaud A. Nanopower OTAs with improved linearity and low input offset using bulk degeneration. IEEE Trans Circuits Syst I. 2013;60(8):2084-2091.
17. Moradzadeh H, Azhari SJA. Low voltage low power rail-to-rail low Rx wideband second-generation current conveyor and a single resistance-controlled oscillator based on it. IET Circuits Devices Syst. 2011;5(1):66-72.
18. Khateb F, Dabbous SBA, Vlassis S. A survey of non-conventional techniques for low voltage low power analog circuit design. Radioengineering. 2013;22(2):415-427.