2025, Vol. 6, Issue 2, Part A
Design and optimization of a low-power analog circuit for wearable health monitoring device
Author(s): Luca Ferraro, Anna Müller and Ethan Thompson
Abstract: Wearable health monitoring devices require highly efficient analog front end circuits to ensure continuous operation without frequent battery replacement or bulky power sources. This research presents the design and optimization of a low power analog circuit tailored for such wearable devices, focusing on minimizing power consumption while preserving signal fidelity. The circuit architecture integrates a low-noise instrumentation amplifier, a band-pass filter to isolate relevant physiological signal bands, and a programmable gain stage optimized for bio signal amplitudes. Component selection was guided by modern low quiescent-current op amps, and biasing conditions were tuned to reduce static current. Simulation under worst case temperature and supply voltage variation demonstrated a power consumption of 85 µW per channel, a noise floor below 1.5 µVrms_ ext{rms}rms, and a common-mode rejection ratio (CMRR) exceeding 90 dB. The dynamic range allowed accurate detection of bio signals from 0.05-10 Hz, suitable for heart rate and respiration monitoring. The optimized design was further validated on a printed circuit prototype, achieving nearly identical measured performance, with total power draw under 0.2 mW when including a microcontroller interface. The results confirm the feasibility of integrating such low power analog circuits in compact wearable health monitors, enabling extended battery life without compromising data quality. The proposed design can significantly contribute to the development of next generation continuous health monitoring wearables.
DOI: 10.22271/27084531.2025.v6.i2a.105
Pages: 66-71 | Views: 74 | Downloads: 41
Download Full Article: Click Here
How to cite this article:
Luca Ferraro, Anna Müller, Ethan Thompson. Design and optimization of a low-power analog circuit for wearable health monitoring device. Int J Res Circuits Devices Syst 2025;6(2):66-71. DOI: 10.22271/27084531.2025.v6.i2a.105
